M2S56D20ATP - 256M Double Data Rate Synchronous DRAM

Mitsubishi

M2S56D20ATP Datasheet Preview — Preview of M2S56D20ATP PDF

Datasheet Details

Part number	M2S56D20ATP
Manufacturer	Mitsubishi
File Size	815.69 KB
Description	256M Double Data Rate Synchronous DRAM
Datasheet	M2S56D20ATP-Mitsubishi.pdf

M2S56D20ATP Product details

Description

M2S56D20ATP is a 4-bank x 16,777,216-word x 4-bit, M2S56D30ATP is a 4-bank x 8,388,608-word x 8-bit, M2S56D40ATP is a 4-bank x 4,194,304-word x 16-bit, double data rate synchronous DRAM, with SSTL_2 interface.

Features

- Vdd=Vddq=2.5V+0.2V - Double data rate architecture; two data transfers per clock cycle - Bidirectional, data strobe (DQS) is transmitted/received with data - Differential clock inputs (CLK and /CLK) - DLL aligns DQ and DQS transitions with CLK transitions edges of DQS - Commands entered on each positive CLK edge; - data and data mask referenced to both edges of DQS - 4 bank operation controlled by BA0, BA1 (Bank Address) - /CAS latency- 2.0/2.5 (programmable) - Burst length- 2/4/8 (programmabl.

📁 M2S56D20ATP Similar Datasheet

M2S1G64CBH4B5P - Unbuffered DDR3 SO-DIMM (Nanya)
M2S1G64TUH8G4F - Unbuffered DDR2 SO-DIMM (Nanya)
M2S2G64CB88B5N - Unbuffered DDR3 SO-DIMM (Nanya)
M2S4G64CB8HB5N - Unbuffered DDR3 SO-DIMM (Nanya)

Other Datasheets by Mitsubishi

M2S56D20ATP-10 - 256M Double Data Rate Synchronous DRAM
M2S56D20ATP-10L - 256M Double Data Rate Synchronous DRAM
M2S56D20ATP-75 - 256M Double Data Rate Synchronous DRAM
M2S56D20ATP-75A - 256M Double Data Rate Synchronous DRAM
M2S56D20ATP-75AL - 256M Double Data Rate Synchronous DRAM
M2S56D20ATP-75L - 256M Double Data Rate Synchronous DRAM

Published: Aug 29, 2015 |