Datasheet4U Logo Datasheet4U.com

ZL30253 - Multiplier and Jitter Attenuator

Download the ZL30253 datasheet PDF. This datasheet also covers the ZL30252 variant, as both devices belong to the same multiplier and jitter attenuator family and are provided as variant models within a single manufacturer datasheet.

Description

5.

Features

  • Input Clocks.
  • Three inputs: two differential/CMOS, one CMOS.
  • Any input frequency from 1kHz to 1250MHz (1kHz to 300MHz for CMOS).
  • Inputs continually monitored for activity and frequency accuracy.
  • Automatic or manual reference switching.
  • Low-Bandwidth DPLL.
  • Programmable bandwidth, 14Hz to 500Hz.
  • Attenuates jitter up to several UI.
  • Freerun or digital hold on loss of all inputs.
  • Digitally controlled phase adju.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (ZL30252-Microsemi.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
ZL30250 Clock Multiplier and Frequency Synthesizer Microchip
ZL30251 Clock Multiplier and Frequency Synthesizer Microchip
ZL30226 (ZL30226 - ZL30228) 4/8/16 Port IMA/TC PHY Device Zarlink Semiconductor
ZL30227 (ZL30226 - ZL30228) 4/8/16 Port IMA/TC PHY Device Zarlink Semiconductor
ZL30228 (ZL30226 - ZL30228) 4/8/16 Port IMA/TC PHY Device Zarlink Semiconductor

Other Datasheets by Microsemi (Microchip)

Part Number Description
ZL30250 3-Output Any-to-Any Clock Multiplier and Frequency Synthesizer
ZL30251 3-Output Any-to-Any Clock Multiplier and Frequency Synthesizer
ZL30252 Multiplier and Jitter Attenuator
ZL30254 Clock Multiplier and Jitter Attenuator
ZL30255 Multiplier and Jitter Attenuator

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Register Map: Section 6.2 Features • Input Clocks • Three inputs: two differential/CMOS, one CMOS • Any input frequency from 1kHz to 1250MHz (1kHz to 300MHz for CMOS) • Inputs continually monitored for activity and frequency accuracy • Automatic or manual reference switching • Low-Bandwidth DPLL • Programmable bandwidth, 14Hz to 500Hz • Attenuates jitter up to several UI • Freerun or digital hold on loss of all inputs • Digitally controlled phase adjustment • Low-Jitter Fractional-N APLL and 3 Outputs • Any output frequency from <1Hz to 1035MHz • High-resolution fractional frequency conversion with 0ppm error • Easy-to-configure, encapsulated design requires no external VCXO or loop filter components • Each output has independent dividers • Output jitter is typically 0.16 to 0.
Published: |