Datasheet4U Logo Datasheet4U.com

HCTS21MS - Radiation Hardened Dual 4-Input AND Gate

Description

The Intersil HCTS21MS is a Radiation Hardened Dual Input AND Gate.

A high on all inputs forces the output to a High state.

The HCTS21MS utilizes advanced CMOS/SOS technology to achieve high-speed operation.

Features

  • 3 Micron Radiation Hardened SOS CMOS.
  • Total Dose 200K RAD (Si).
  • SEP Effective LET No Upsets: >100 MEV-cm2/mg.
  • Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/Bit-Day (Typ).
  • Dose Rate Survivability: >1 x 1012 RAD (Si)/s.
  • Dose Rate Upset >10 10 RAD(Si)/s 20ns Pulse.
  • Latch-Up Free Under Any Conditions.
  • Military Temperature Range: -55oC to +125oC.
  • Significant Power Reduction Compared to LSTTL ICs.
  • DC Oper.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HCTS20MS Radiation Hardened Dual 4-Input NAND Gate Intersil
HCTS164MS 8-Bit Serial-In/Parallel-Out Shift Register Intersil
HCTS191MS Synchronous 4-Bit Up/Down Counter Intersil
HCTSM80101AAL High Clearance and Creepage Distance Transformers BOURNS
HCTSM80102AAL High Clearance and Creepage Distance Transformers BOURNS

Other Datasheets by Intersil (Renesas)

Part Number Description
HCTS240AMS Radiation Hardened Octal Buffer/Line Driver/ Three-State
HCTS244MS Radiation Hardened Octal Buffer/Line Driver
HCTS244T Radiation Hardened Octal Buffer/Line Driver/ Three-State
HCTS245MS Radiation Hardened Octal Bus Transceiver
HCTS245T Radiation Hardened Octal Bus Transceiver/ Three-State/ Non-Inverting

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HCTS21MS October 1995 Radiation Hardened Dual 4-Input AND Gate Pinouts 14 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE (SBDIP) MIL-STD-183S CDIP2-T14, LEAD FINISH C TOP VIEW A1 1 B1 2 NC 3 C1 4 D1 5 Y1 6 GND 7 14 VCC 13 D2 12 C2 11 NC 10 B2 9 A2 8 Y2 Features • 3 Micron Radiation Hardened SOS CMOS • Total Dose 200K RAD (Si) • SEP Effective LET No Upsets: >100 MEV-cm2/mg • Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/Bit-Day (Typ) • Dose Rate Survivability: >1 x 1012 RAD (Si)/s • Dose Rate Upset >10 10 RAD(Si)/s 20ns Pulse • Latch-Up Free Under Any Conditions • Military Temperature Range: -55oC to +125oC • Significant Power Reduction Compared to LSTTL ICs • DC Operating Voltage Range: 4.5V to 5.5V • LSTTL Input Compatibility - VIL = 0.
Published: |