Datasheet4U Logo Datasheet4U.com

HCTS240AMS - Radiation Hardened Octal Buffer/Line Driver/ Three-State

Description

The Intersil HCTS240AMS is a Radiation Hardened inverting octal buffer/line driver, three-state, with two active low output enables (1OE, 2OE).

1OE controls outputs 1Yn, 2OE controls outputs 2Yn.

The HCTS240AMS utilizes advanced CMOS/SOS technology to achieve high-speed operation.

Features

  • 3 Micron Radiation Hardened CMOS SOS.
  • Total Dose 200K RAD (Si).
  • SEP Effective LET No Upsets: >100 MEV-cm2/mg.
  • Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/ Bit-Day (Typ).
  • Dose Rate Survivability: >1 x 1012 RAD (Si)/s.
  • Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse.
  • Latch-Up Free Under Any Conditions.
  • Military Temperature Range: -55oC to +125oC.
  • Significant Power Reduction Compared to LSTTL ICs.
  • DC Opera.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HCTS20MS Radiation Hardened Dual 4-Input NAND Gate Intersil
HCTS164MS 8-Bit Serial-In/Parallel-Out Shift Register Intersil
HCTS191MS Synchronous 4-Bit Up/Down Counter Intersil
HCTSM80101AAL High Clearance and Creepage Distance Transformers BOURNS
HCTSM80102AAL High Clearance and Creepage Distance Transformers BOURNS

Other Datasheets by Intersil (Renesas)

Part Number Description
HCTS244MS Radiation Hardened Octal Buffer/Line Driver
HCTS244T Radiation Hardened Octal Buffer/Line Driver/ Three-State
HCTS245MS Radiation Hardened Octal Bus Transceiver
HCTS245T Radiation Hardened Octal Bus Transceiver/ Three-State/ Non-Inverting
HCTS21MS Radiation Hardened Dual 4-Input AND Gate

Full PDF Text Transcription

Click to expand full text
HCTS240AMS September 1995 Radiation Hardened Octal Buffer/Line Driver, Three-State Pinouts 20 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE (SBDIP) MIL-STD-1835 CDIP2-T20, LEAD FINISH C TOP VIEW 1 OE 1 A0 2 Y3 1 A1 2 Y2 1 A2 2 Y1 1 A3 2 Y0 1 2 3 4 5 6 7 8 9 20 VCC 19 2 OE 18 1 Y0 17 2 A3 16 1 Y1 15 2 A2 14 1 Y2 13 2 A1 12 1 Y3 11 2 A0 Features • 3 Micron Radiation Hardened CMOS SOS • Total Dose 200K RAD (Si) • SEP Effective LET No Upsets: >100 MEV-cm2/mg • Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/ Bit-Day (Typ) • Dose Rate Survivability: >1 x 1012 RAD (Si)/s • Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse • Latch-Up Free Under Any Conditions • Military Temperature Range: -55oC to +125oC • Significant Power Reduction Compared to LSTTL ICs • DC Operating Voltage Range: 4.5V to 5.
Published: |