IDT74FCT3932-100 - 3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER

Integrated Device Technology

Datasheet Details

Part number	IDT74FCT3932-100
Manufacturer	Integrated Device Technology
File Size	131.26 KB
Description	3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER
Datasheet	IDT74FCT3932-100_IntegratedDeviceTechnology.pdf

The FCT3932 uses phase-lock loop technology to lock the frequency and phase of the feedback to the input reference clock.

0.5 MICRON CMOS Technology Guaranteed low skew 16 programmable frequency configurations 17 3-state outputs: ±24 mA FCT3932 ±8 mA FCT32932 Output configuration: BANK1: 4 outputs BANK2: 8 outputs BANK3: 5 outputs Dedicated feedback output (Q_FB) Maximum output frequency: 100MHz VCC = 3.3V ±0.3V Inputs can be driven from 3.3V or 5V components Available in 48 SSOP, TSSOP packages Suited to SDRAM.

📁 IDT74FCT3932-100 Similar Datasheet

IDT74FCT3244 - 3.3V CMOS OCTAL BUFFER/LINE DRIVER (Integrated Device Tech)
IDT74FCT3244A - 3.3V CMOS OCTAL BUFFER/LINE DRIVER (Integrated Device Tech)
IDT74FCT3245 - 3.3V CMOS OCTAL BIDIRECTIONAL TRANSCEIVERS (Integrated Device Tech)
IDT74FCT3245A - 3.3V CMOS OCTAL BIDIRECTIONAL TRANSCEIVERS (Integrated Device Tech)
IDT74FCT32932-100 - 3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER (Integrated Device Tech)
IDT74FCT3573 - 3.3V CMOS OCTAL TRANSPARENT LATCHES (Integrated Device Tech)
IDT74FCT3573A - 3.3V CMOS OCTAL TRANSPARENT LATCHES (Integrated Device Tech)
IDT74FCT3574 - 3.3V CMOS OCTAL D REGISTERS (3-STATE) (Integrated Device Tech)

Other Datasheets by Integrated Device Technology

Published: Apr 4, 2005 |