Datasheet4U Logo Datasheet4U.com

IDT72T51256 - 2.5V MULTI-QUEUE FLOW-CONTROL DEVICES

Download the IDT72T51256 datasheet PDF (IDT72T51236 included). The manufacturer datasheet provides complete specifications, pinout details, electrical characteristics, and typical applications for 2.5v multi-queue flow-control devices.

Description

The IDT72T51236/72T51246/72T51256 multi-queue flow-control devices are single chip within which anywhere between 1 and 4 discrete FIFO queues can be setup.

All queues within the device have a common data input bus, (write port) and a common data output bus, (read port).

Features

  • Choose from among the following memory density options: IDT72T51236  Total Available Memory = 589,824 bits IDT72T51246  Total Available Memory = 1,179,648 bits IDT72T51256  Total Available Memory = 2,359,296 bits Configurable from 1 to 4 Queues Queues may be configured at master reset from the pool of Total Available Memory in blocks of 256 x 36 Independent Read and Writ.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (IDT72T51236_IntegratedDeviceTechnology.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number IDT72T51256
Manufacturer Integrated Device Technology
File Size 620.20 KB
Description 2.5V MULTI-QUEUE FLOW-CONTROL DEVICES
Datasheet download datasheet IDT72T51256 Datasheet
Other Datasheets by Integrated Device Technology

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com ADVANCE INFORMATION 2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (4 QUEUES) 36 BIT WIDE CONFIGURATION 589,824 bits, 1,179,648 bits and 2,359,296 bits IDT72T51236 IDT72T51246 IDT72T51256 FEATURES: • • • • • • • • • • • • Choose from among the following memory density options: IDT72T51236  Total Available Memory = 589,824 bits IDT72T51246  Total Available Memory = 1,179,648 bits IDT72T51256  Total Available Memory = 2,359,296 bits Configurable from 1 to 4 Queues Queues may be configured at master reset from the pool of Total Available Memory in blocks of 256 x 36 Independent Read and Write access per queue User programmable via serial port User selectable I/O: 2.5V LVTTL, 1.5V HSTL, 1.
Published: |