Datasheet4U Logo Datasheet4U.com

ICS854S204I LVPECL FANOUT BUFFER

ICS854S204I Description

LOW SKEW, DUAL, PROGRAMMABLE 1-TO-2 DIFFERENTIALTO-LVDS, LVPECL FANOUT BUFFER ICS854S204I GENERAL .
The ICS854S204I is a low skew, high performance IC S dual, programmable 1-to-2 Differential-to-LVDS, HiPerClockS™ LVPECL Fanout Buffer and a member of.

ICS854S204I Features

* Two programmable differential LVDS or LVPECL output banks
* Two differential clock input pairs
* PCLKx, nPCLKx pairs can accept the following differential input levels: LVDS, LVPECL, SSTL, CML
* Maximum output frequency: 3GHz
* Translates any single ended in

📥 Download Datasheet

Preview of ICS854S204I PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

  • ICS854S202I - Differential-to-LVDS Multiplexer (IDT)
  • ICS854S202I-01 - Differential-To-LVDS Multiplexer (Renesas)
  • ICS854S296I-33 - LVDS Programmable Delay-Line (Renesas)
  • ICS854S006I - Differential-to-LVDS Fanout Buffer (IDT)
  • ICS854S01I - 2:1 Differential-to-LVDS Multiplexer (Renesas)
  • ICS854S054I - 4:1 Differential-to-LVDS Clock Multiplexer (Renesas)
  • ICS854S058I - 8:1 Differential-to-LVDS Clock Multiplexer (Renesas)
  • ICS854S54I-01 - Differential-to-LVDS Multiplexer (Renesas)

📌 All Tags

Integrated Device Technology ICS854S204I-like datasheet