Datasheet4U Logo Datasheet4U.com

ICS9112CM-18 - Zero Delay / Low Skew Buffer

📥 Download Datasheet

Preview of ICS9112CM-18 PDF
datasheet Preview Page 2 datasheet Preview Page 3

ICS9112CM-18 Product details

Description

w w The ICS9112CM-18 is a low jitter, low skew, high performance Phase Lock Loop (PLL) based zero delay buffer for high speed applications.Based on ICS’ proprietary low jitter PLL techniques, the device provides eight low skew outputs at speeds up to 160 MHz at 3.3V.The ICS9112-18 includes a bank of four outputs running at 1/2X.In the zero delay mode, the rising edge of the input clock is aligned with the rising edges of all eight outputs.Compared to competitive CMOS devices, the ICS9112C

Features

📁 ICS9112CM-18 Similar Datasheet

  • ICS9112-26 - Low Skew Output Buffer (Renesas)
  • ICS9112A-16 - Low Skew Output Buffer (Renesas)
  • ICS91305 - High Performance Communication Buffer (Renesas)
  • ICS91305I - High Performance Communication Buffer (Renesas)
  • ICS9148-25 - Pentium/Pro System and Cyrix Clock Chip (ICST)
  • ICS9169-01 - Frequency Generator and Integrated Buffers (Renesas)
  • ICS91718 - Clock Generator (Renesas)
  • ICS91720 - Clock Generator (Renesas)
Other Datasheets by Integrated Circuit Systems
Published: |