Datasheet4U Logo Datasheet4U.com

ICS9112-18 - Zero Delay / Low Skew Buffer

📥 Download Datasheet

Preview of ICS9112-18 PDF
datasheet Preview Page 2 datasheet Preview Page 3

ICS9112-18 Product details

Description

w w The ICS9112-18 is a low jitter, low skew, high performance Phase Lock Loop (PLL) based zero delay buffer for high speed applications.Based on ICS’ proprietary low jitter PLL techniques, the device provides eight low skew outputs at speeds up to 160 MHz at 3.3V.The ICS9112-18 includes a bank of four outputs running at 1/2X.In the zero delay mode, the rising edge of the input clock is aligned with the rising edges of all eight outputs.Compared to competitive CMOS devices, the ICS9112-18

Features

Other Datasheets by Integrated Circuit Systems
Published: |