ICS83841 - DDR SDRAM 2:1 MUX

Integrated Circuit Systems

Datasheet Details

Part number	ICS83841
Manufacturer	Integrated Circuit Systems
File Size	158.27 KB
Description	DDR SDRAM 2:1 MUX
Datasheet	ICS83841_IntegratedCircuitSystems.pdf

The ICS83841 is a 20 Bit, DDR SDRAM 2:1 MUX and is a member of the HiPerClockS™ family of HiPerClockS™ High Performance Clock Solutions from ICS.

📁 ICS83841 Similar Datasheet

ICS83023 - DUAL 1-TO-1 DIFFERENTIAL-TO-LVCMOS TRANSLATOR/BUFFER (Integrated Circuit Solution)
ICS83026I-01 - 1-TO-2 DIFFERENTIAL-TO-LVCMOS/LVTTL FANOUT BUFFER (Integrated Device Technology)
ICS8304 - LOW SKEW / 1-TO-4 LVCMOS / LVTTL FANOUT BUFFER (Integrated Circuit Solution)
ICS8305 - LVCMOS-to-LVCMOS/LVTTL Fanout Buffer (Renesas)
ICS83056I-01 - SINGLE-ENDED LVCMOS MULTIPLEXER (Renesas)
ICS8305I - LVCMOS-TO-LVCMOS/LVTTL FANOUT BUFFER (Renesas)
ICS8305I-02 - LVCMOS-to-LVCMOS Fanout Buffer (Renesas)
ICS8308I - 1-TO-8 DIFFERENTIAL/LVCMOS-TO-LVCMOS FANOUT BUFFER (Integrated Device Technology)

Other Datasheets by Integrated Circuit Systems

Published: Dec 18, 2008 |