Datasheet4U Logo Datasheet4U.com

8S89834I 2-to-4 LVCMOS/LVTTL-toLVPECL/ECL Clock Multiplexer

8S89834I Description

Low Skew, 2-to-4 LVCMOS/LVTTL-toLVPECL/ECL Clock Multiplexer 8S89834I Data Sheet General .
The 8S89834I is a high speed 2-to-4 LVCMOS/LVTTL-to-LVPECL/ECL Clock Multiplexer.

8S89834I Features

* Four differential LVPECL/ECL output pairs
* Two LVCMOS/LVTTL clock inputs
* Maximum output frequency: 1GHz
* Output skew: 30ps (maximum)
* Part-to-part skew: 100ps (maximum)
* Propagation delay: 550ps (maximum)
* Additive phase jitter, RMS: 0

8S89834I Applications

* such as SONET, 1 Gigabit and 10 Gigabit Ethernet, and Fibre Channel. The device also has an output enable pin which may be useful for system test and debug purposes. The 8S89834I is packaged in a small 3mm x 3mm 16-pin VFQFN package which makes it ideal for use in space-constrained applications. Fe

📥 Download Datasheet

Preview of 8S89834I PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Details

Part number
8S89834I
Manufacturer
IDT
File Size
232.40 KB
Datasheet
8S89834I-IDT.pdf
Description
2-to-4 LVCMOS/LVTTL-toLVPECL/ECL Clock Multiplexer

📁 Related Datasheet

  • 8S89832I - 1-to-4 Differential-to-LVDS Fanout Buffer (Renesas)
  • 8S89296 - LVDS Programmable Delay Line (Renesas)

📌 All Tags

2-to-4 LVCMOS LVTTL-toLVPECL ECL Clock Multiplexer IDT
IDT 8S89834I-like datasheet