TBB1002 - Twin Build in Biasing Circuit MOS FET

HITACHI

Datasheet Details

Part number	TBB1002
Manufacturer	HITACHI
File Size	66.20 KB
Description	Twin Build in Biasing Circuit MOS FET
Datasheet	TBB1002_HITACHI.pdf

Small SMD package CMPAK-6 built in twin BBFET; To reduce using parts cost & PC board space. Suitable for World Standard Tuner RF amplifier. Very useful for total tuner cost reduction. Withstanding to ESD; Build in ESD absorbing diode. Withstand up to 200 V at C = 200 pF, Rs = 0 conditions.
Provide mini mold packages; CMPAK-6 Outline CMPAK-6 6 5 4 2 1 3 1. Gate-1(1) 2. Source 3. Drain(1) 4. Drain(2) 5. Gate-2 6. Gate-1(2) Notes: 1. 2. Ma.

📁 TBB1002 Similar Datasheet

TBB1004 - Twin Build in Biasing Circuit MOS FET IC (Hitachi Semiconductor)
TBB1005 - Twin Built in Biasing Circuit MOS FET IC (Renesas)
TBB1008 - Twin Built in Biasing Circuit MOS FET IC (Renesas)
TBB1010 - Twin Build in Biasing Circuit MOS FET IC VHF/VHF RF Amplifier (Renesas Technology)
TBB1012 - Twin Built in Biasing Circuit MOS FET IC (Renesas Technology)
TBB1016 - Twin Built in Biasing Circuit MOSFET (Renesas Technology)
TBB1017 - Twin Built in Biasing Circuit MOS FET IC (Renesas Technology)
TBB1458 - DUAL OPERATIONAL AMPLIFIER (Siemens)

Other Datasheets by HITACHI

Published: Jun 10, 2005 |