Datasheet4U Logo Datasheet4U.com

FDC6320C - Dual N & P Channel / Digital FET

Description

These dual N & P Channel logic level enhancement mode field effec transistors are produced using Fairchild's proprietary, high cell density, DMOS technology.

This very high density process is especially tailored to minimize on-state resistance.

Features

  • N-Ch 25 V, 0.22 A, RDS(ON) = 5 Ω @ VGS= 2.7 V. P-Ch 25 V, -0.12 A, RDS(ON) = 13 Ω @ VGS= -2.7 V. Very low level gate drive requirements allowing direct operation in 3 V circuits. VGS(th) < 1.5 V. Gate-Source Zener for ESD ruggedness. >6kV Human Body Model Replace NPN & PNP digital transistors. SOT-23 SuperSOTTM-6 SuperSOTTM-8 SO-8 SOT-223 SOIC-16 4 3 5 2 6 1 Absolute Maximum Ratings Symbol VDSS, VCC VGSS, VIN ID, IO PD TJ,TSTG ESD Parameter TA = 25oC unless other wise noted N-Chann.

📥 Download Datasheet

📁 Similar Datasheet

  • FDC6320C - Dual N & P Channel Digital FET (ON Semiconductor)
  • FDC6321C - Dual N & P-Channel Digital FET (ON Semiconductor)
  • FDC6323L - Integrated Load Switch (ON Semiconductor)
  • FDC6324L - Integrated Load Switch (ON Semiconductor)
  • FDC6325L - Integrated Load Switch (ON Semiconductor)
  • FDC6326L - Integrated Load Switch (ON Semiconductor)
  • FDC6327C - Dual-Channel MOSFET (ON Semiconductor)
  • FDC6329L - Integrated Load Switch (ON Semiconductor)
  • FDC6301N - Dual N-Channel Digital FET (ON Semiconductor)
  • FDC6302P - Dual P-Channel MOSFET (ON Semiconductor)
Other Datasheets by Fairchild Semiconductor

Full PDF Text Transcription

Click to expand full text
October 1997 FDC6320C Dual N & P Channel , Digital FET General Description These dual N & P Channel logic level enhancement mode field effec transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. The device is an improved design especially for low voltage applications as a replacement for bipolar digital transistors in load switching applications. Since bias resistors are not required, this dual digital FET can replace several digital transistors with difference bias resistors. Features N-Ch 25 V, 0.22 A, RDS(ON) = 5 Ω @ VGS= 2.7 V. P-Ch 25 V, -0.12 A, RDS(ON) = 13 Ω @ VGS= -2.7 V. Very low level gate drive requirements allowing direct operation in 3 V circuits.
Published: |