Datasheet4U Logo Datasheet4U.com

74LVT32373 - Low Voltage 32-Bit Transparent Latch

Description

The LVT32373 and LVTH32373 contain thirty-two noninverting latches with 3-STATE outputs and are intended for bus oriented applications.

The device is byte controlled.

The flip-flops appear transparent to the data when the Latch Enable (LE) is HIGH.

Features

  • s Input and output interface capability to systems at 5V VCC s Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs (74LVTH32373), also available without bushold feature (74LVT32373) s Live insertion/extraction permitted s Power Up/Down high impedance provides glitch-free bus loading s Outputs source/sink.
  • 32 mA/+64 mA s ESD performance: Human-body model > 2000V Machine model > 200V Charged-device model > 1000V s Packaged in plastic Fine-Pitch Ball.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LVT32 3.3V Quad 2-input OR gate NXP
74LVT373 3.3 Volt ABT octal transparent latch NXP
74LVT374 3.3V Octal D-type flip-flop positive-edge trigger NXP
74LVT00 3.3V Quad 2-input NAND gate NXP
74LVT02 3.3V Quad 2-input NOR gate NXP

Other Datasheets by Fairchild (onsemi)

Part Number Description
74LVT32374 Low Voltage 32-Bit D-Type Flip-Flop
74LVT322245 Low Voltage 32-Bit Transceiver
74LVT322373 Low Voltage 32-Bit Transparent Latch
74LVT32244 Low Voltage 32-Bit Buffer/Line Driver
74LVT32245 Low Voltage 32-Bit Transceiver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Preliminary 74LVT32373 • 74LVTH32373 Low Voltage 32-Bit Transparent Latch with 3-STATE Outputs (Preliminary) August 2001 Revised August 2001 74LVT32373 • 74LVTH32373 Low Voltage 32-Bit Transparent Latch with 3-STATE Outputs (Preliminary) General Description The LVT32373 and LVTH32373 contain thirty-two noninverting latches with 3-STATE outputs and are intended for bus oriented applications. The device is byte controlled. The flip-flops appear transparent to the data when the Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH, the outputs are in a high impedance state.