Datasheet4U Logo Datasheet4U.com

74LS73A - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops

📥 Download Datasheet

Preview of 74LS73A PDF
datasheet Preview Page 2 datasheet Preview Page 3

74LS73A Product details

Description

This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs.

📁 74LS73A Similar Datasheet

  • 74LS74 - LOW-POWER SCHOTTKY (ON Semiconductor)
  • 74LS74A - DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)
  • 74LS76 - Dual JK Flip-Flop (ON Semiconductor)
  • 74LS76A - Dual JK Flip-Flop (ON Semiconductor)
  • 74LS77 - 4-BIT D LATCH LOW-POWER SCHOTTKY (Motorola)
  • 74LS783 - Synchronous Address Multiplexer (Motorola)
  • 74LS793 - 8-Bit Latch/Register (Monolithic)
  • 74LS794 - 8-Bit Latch/Register (Monolithic)
Other Datasheets by Fairchild Semiconductor
Published: |