Datasheet4U Logo Datasheet4U.com

74191 - Synchronous 4-Bit Up/Down Counter

General Description

The DM74LS191 circuit is a synchronous, reversible, up/ down counter.

Synchronous operation is provided by having all flip-flops clocked simultaneously, so that the outputs change simultaneously when so instructed by the steering logic.

Key Features

  • s Counts binary s Single down/up count control line s Count enable control input s Ripple clock output for cascading s Asynchronously presettable with load control s Parallel outputs s Cascadable for n-bit.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74191 Synchronous Up/Down 4-Bit Binary Counter National Semiconductor
74191 4 BIT SYNCHRONOUS UP/DOWN COUNTERS SGS-THOMSON
74191 Synchronous Up/Down Counters Texas Instruments
74190 Synchronous Decade Up/Down Counters National Semiconductor
74190 4 BIT SYNCHRONOUS UP/DOWN COUNTERS SGS-THOMSON

Other Datasheets by Fairchild (onsemi)

Part Number Description
74193 Synchronous 4-Bit Binary Counter
7411 Triple 3 Input AND Gate
7412 Triple 3-Input NAND Gate
74121 Monostable multivibrator
74123 Dual retriggerable monostable multivibrator

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control August 1986 Revised February 1999 DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control General Description The DM74LS191 circuit is a synchronous, reversible, up/ down counter. Synchronous operation is provided by having all flip-flops clocked simultaneously, so that the outputs change simultaneously when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple clock) counters. The outputs of the four master-slave flip-flops are triggered on a LOW-to-HIGH level transition of the clock input, if the enable input is LOW. A HIGH at the enable input inhibits counting.