Datasheet4U Logo Datasheet4U.com

74191 - Synchronous Up/Down 4-Bit Binary Counter

General Description

This circuit is a synchronous reversible up down counter The 191 is a 4-bit binary counter Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change simultaneously when so instructed by the steering logic This mode of operation eliminates the output

Key Features

  • Y Y Y Y Y Y Y Single down up count control line Count enable control input Ripple clock output for cascading Asynchronously presettable with load control Parallel outputs Cascadable for n-bit.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74191 Synchronous 4-Bit Up/Down Counter Fairchild Semiconductor
74191 4 BIT SYNCHRONOUS UP/DOWN COUNTERS SGS-THOMSON
74191 Synchronous Up/Down Counters Texas Instruments

Other Datasheets by National Semiconductor (now Texas Instruments)

Part Number Description
74190 Synchronous Decade Up/Down Counters
74192 Up / Down Decade Counter
74198 8-Bit R/L Shift Register
7410 Triple 3 Input NAND Gates
74125 Quad Bus Buffer Gate
74132 Quad 2-Input NAND Gates
74141 1-of-10 Decoder/Driver
74148 8-3 Line Priority Encoder
74150 Data Selectors/Multiplexers
74151 1 of 8 Line Data Selector/Multiplexer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
54191 DM54191 DM74191 Synchronous Up Down 4-Bit Binary Counter with Mode Control June 1989 54191 DM54191 DM74191 Synchronous Up Down 4-Bit Binary Counter with Mode Control General Description This circuit is a synchronous reversible up down counter The 191 is a 4-bit binary counter Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change simultaneously when so instructed by the steering logic This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple clock) counters The outputs of the four master-slave flip-flops are triggered on a low-to-high level transition of the clock input if the enable input is low A high at the enable input inhibits counting Level changes at either the enable input