Datasheet4U.com

CY7C4021KV13 - 72-Mbit QDR-IV HP SRAM

Cypress Semiconductor

📥 Download Datasheet

CY7C4021KV13 Datasheet Preview — Preview of CY7C4021KV13 PDF

datasheet Preview Page 2

datasheet Preview Page 3

Datasheet Details

Part number	CY7C4021KV13
Manufacturer	Cypress Semiconductor
File Size	1.72 MB
Description	72-Mbit QDR-IV HP SRAM
Datasheet	CY7C4021KV13-CypressSemiconductor.pdf

CY7C4021KV13 Product details

Features

72-Mbit density (4M ×18, 2M ×36).
Total Random Transaction Rate [1] of 1334 MT/s.
Maximum operating frequency of 667 MHz.
Read latency of 5.0 clock cycles and Write latency of 3.0 clock cycles.
Two-word burst on all accesses.
Dual independent bi-directional data ports.
Double data rate (DDR) data ports.
Supports concurrent read/write transactions on both ports.
Single address port used to control both data ports.
DDR address signaling.
Sing.

📁 CY7C4021KV13 Similar Datasheet

CY7C408A - 64 x 8 Cascadable FIFO (Cypress)
CY7C409A - 64 x 9 Cascadable FIFO (Cypress)
CY7C419 - 256/512/1K/2K/4K x 9 Asynchronous FIFO (Cypress)
CY7C4221 - 1 K / 2 K x 9 Synchronous FIFOs (Cypress)
CY7C4231 - 1 K / 2 K x 9 Synchronous FIFOs (Cypress)
CY7C425 - 256/512/1K/2K/4K x 9 Asynchronous FIFO (Cypress)
CY7C4281 - 64K/128K x 9 Deep Sync FIFOs (Cypress )
CY7C429 - 256/512/1K/2K/4K x 9 Asynchronous FIFO (Cypress)

Other Datasheets by Cypress Semiconductor

CY7C402 - (CY7C401 - CY7C404) 64 x 4 Cascadable FIFO / 64 x 5 Cascadable FIFO
CY7C401 - (CY7C401 - CY7C404) 64 x 4 Cascadable FIFO / 64 x 5 Cascadable FIFO
CY7C403 - (CY7C401 - CY7C404) 64 x 4 Cascadable FIFO / 64 x 5 Cascadable FIFO
CY7C404 - (CY7C401 - CY7C404) 64 x 4 Cascadable FIFO / 64 x 5 Cascadable FIFO
CY7C4041KV13 - 72-Mbit QDR-IV HP SRAM
CY7C4121KV13 - 144-Mbit QDR-IV HP SRAM

Published: Mar 13, 2017 |