Datasheet4U Logo Datasheet4U.com

CY2DP1504 - 1:4 LVPECL Fanout Buffer

Description

The CY2DP1504 is an ultra-low noise, low-skew, low-propagation delay 1:4 LVPECL fanout buffer targeted to meet the requirements of high-speed clock distribution applications.

The CY2DP1504 can select between two separate LVPECL input clock pairs using the IN_SEL pin.

Features

  • Functional.

📥 Download Datasheet

📁 Similar Datasheet

  • CY2DP1510 - 1:10 LVPECL Fanout Buffer (Cypress)
  • CY2DP814 - 1:4 Clock Fanout Buffer (Cypress)
  • CY2DL1504 - 1:4 Differential LVDS Fanout Buffer (Cypress)
  • CY20AAJ-8F - Nch IGBT for STROBE FLASHER (Powerex Power Semiconductors)
  • CY20AAJ-8H - N Channel IGBT (Renesas)
  • CY20APS - Quartz Crystal Low Profile HC49S Leaded Crystal (Crystek Corporation)
  • CY20APSMD - Quartz Crystal Surface Mount HC49S SMD Crystal (Crystek Corporation)
  • CY20AS - Quartz Crystal Low Profile HC49S Leaded Crystal (Crystek Corporation)
  • CY20ASMD - Quartz Crystal Surface Mount HC49S SMD Crystal (Crystek Corporation)
  • CY22392 - Automotive Flash Programmable Clock Generator (Cypress)
Other Datasheets by Cypress Semiconductor
  • CY2DP1502 - 1:2 LVPECL Fanout Buffer
  • CY2DP3110 - Differential Clock/Data Fanout Buffer
  • CY2DP3120 - Differential Clock/Data Fanout Buffer
  • CY2DP314 - 1 of 2:4 Differential Clock/Data Fanout Buffer
  • CY2DP818 - 1:8 Clock Fanout Buffer
  • CY2DL1510 - 1:10 Differential LVDS Fanout Buffer
  • CY2DL814 - 1:4 Clock Fanout Buffer
  • CY2DL818 - 1:8 Clock Fanout Buffer

Full PDF Text Transcription

Click to expand full text
CY2DP1504 1:4 LVPECL Fanout Buffer with Selectable Clock Input Features ■ ■ ■ ■ ■ ■ ■ ■ ■ Functional Description The CY2DP1504 is an ultra-low noise, low-skew, low-propagation delay 1:4 LVPECL fanout buffer targeted to meet the requirements of high-speed clock distribution applications. The CY2DP1504 can select between two separate LVPECL input clock pairs using the IN_SEL pin. The synchronous clock enable function ensures glitch-free output transitions during enable and disable periods. The device has a fully differential internal architecture that is optimized to achieve low additive jitter and low skew at operating frequencies of up to 1.5 GHz.
Published: |