Datasheet4U.com

EP1K100 - Programmable Logic Device

Product Overview

Altera

📥 Download Datasheet

EP1K100 Programmable Logic Device by Altera - Datasheet Preview — Datasheet preview – EP1K100

Datasheet Details

Part number	EP1K100
Manufacturer	Altera
File Size	1.06 MB
Description	Programmable Logic Device
Datasheet	EP1K100 Datasheet
Note	This datasheet PDF includes multiple part numbers: EP1K100, EP1K10. Please refer to the document for exact specifications by model.
Additional preview pages of the EP1K100 datasheet.

Product details

Features

Programmable logic devices (PLDs), providing low cost system-on-a-programmable-chip (SOPC) integration in a single device.
Enhanced embedded array for implementing megafunctions such as efficient memory and specialized logic functions.
Dual-port capability with up to 16-bit width per embedded array block (EAB).
Logic array for general logic functions.
High density.
10,000 to 100,000 typical gates (see Table 1).
Up to 49,152 RAM bits (4,096.

📁 Similar Datasheet

EP1 - Twin relay for motor and solenoid reversible control (NEC)
EP1-3G1 - Twin relay for motor and solenoid reversible control (NEC)
EP1-3G1S - Twin relay for motor and solenoid reversible control (NEC)
EP1-3G2 - Twin relay for motor and solenoid reversible control (NEC)
EP1-3G2S - Twin relay for motor and solenoid reversible control (NEC)
EP1-3G3 - Twin relay for motor and solenoid reversible control (NEC)
EP1-3G3S - Twin relay for motor and solenoid reversible control (NEC)
EP1-3G4 - Twin relay for motor and solenoid reversible control (NEC)

Other Datasheets by Altera

EP1K10 - Programmable Logic Device
EP1K30 - Programmable Logic Device
EP1K50 - Programmable Logic Device
EP1800 - 48-Macrocell EPLD
EP1810 - EPLD
EP1810EPLD - COMPLEX-EPLD 48-CELL 20NS PROP DELAY

Published: Nov 11, 2019 |