EP1C3 - FPGA

Product Overview

Altera

Datasheet Details

Part number	EP1C3
Manufacturer	Altera
File Size	1.08 MB
Description	FPGA
Datasheet	EP1C3 Datasheet
Additional preview pages of the EP1C3 datasheet.

Product details

Description

Logic Array Blocks6 Logic Elements 9 MultiTrack Interconnect 17 Embedded Memory23 Global Clock Network & Phase-Locked Loops34 I/O Structure 44 Power Sequencing & Hot Socketing 60 IEEE Std.

Features

The CycloneTM field programmable gate array family is based on a 1.5-V, 0.13-µm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phaselocked loops (PLLs) for clocking and a dedicated double data rate (DDR) interface to meet DDR SDRAM and fast cycle RAM (FCRAM) memory requirements, Cyclone devices are a cost-effective solution for data-path.

📁 Similar Datasheet

EP1 - Twin relay for motor and solenoid reversible control (NEC)
EP1-3G1 - Twin relay for motor and solenoid reversible control (NEC)
EP1-3G1S - Twin relay for motor and solenoid reversible control (NEC)
EP1-3G2 - Twin relay for motor and solenoid reversible control (NEC)
EP1-3G2S - Twin relay for motor and solenoid reversible control (NEC)
EP1-3G3 - Twin relay for motor and solenoid reversible control (NEC)
EP1-3G3S - Twin relay for motor and solenoid reversible control (NEC)
EP1-3G4 - Twin relay for motor and solenoid reversible control (NEC)

Other Datasheets by Altera

EP1C12 - FPGA
EP1C20 - FPGA
EP1C4 - FPGA
EP1C6 - FPGA
EP1800 - 48-Macrocell EPLD
EP1810 - EPLD

Published: Nov 8, 2019 |