Datasheet4U Logo Datasheet4U.com
Nexperia logo

74AUP1T58 Datasheet

Manufacturer: Nexperia
74AUP1T58 datasheet preview

Datasheet Details

Part number 74AUP1T58
Datasheet 74AUP1T58-nexperia.pdf
File Size 262.72 KB
Manufacturer Nexperia
Description Low-power configurable gate
74AUP1T58 page 2 74AUP1T58 page 3

74AUP1T58 Overview

The 74AUP1T58 is a configurable multiple function gate with level translating, Schmitt-trigger inputs. The device can be configured as any of the following logic functions AND, OR, NAND, NOR, XOR, inverter and buffer; All inputs can be connected directly to VCC or GND.

74AUP1T58 Key Features

  • Wide supply voltage range from 2.3 V to 3.6 V
  • High noise immunity
  • Low static power consumption; ICC = 1.5 μA (maximum)
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
  • Overvoltage tolerant inputs to 3.6 V
  • Low noise overshoot and undershoot < 10 % of VCC
  • IOFF circuitry provides partial power-down mode operation
  • ESD protection
  • HBM JESD22-A114F Class 3A exceeds 5000 V
  • MM JESD22-A115-A exceeds 200 V

74AUP1T58 Applications

  • Wide supply voltage range from 2.3 V to 3.6 V

74AUP1T58 from other manufacturers

See all manufacturers

Brand Logo Part Number Description Other Manufacturers
NXP Logo 74AUP1T58 Low-power Configurable Gate NXP
Nexperia logo - Manufacturer

More Datasheets from Nexperia

See all Nexperia datasheets

Part Number Description
74AUP1T50 Low-power buffer
74AUP1T57 Low-power configurable gate
74AUP1T00 Low-power 2-input NAND gate
74AUP1T02 Low-power 2-input NOR gate
74AUP1T04 Low-power inverter
74AUP1T08 Low-power 2-input AND gate
74AUP1T14 Low-power inverter
74AUP1T17 Low-power buffer
74AUP1T32 Low-power 2-input OR-gate
74AUP1T34 Low-power dual supply translating buffer

74AUP1T58 Distributor

Datasheet4U Logo
Since 2006. D4U Semicon. About Datasheet4U Contact Us Privacy Policy Purchase of parts