74AUP1G00 gate equivalent, low-power 2-input nand gate.
* Wide supply voltage range from 0.8 V to 3.6 V
* CMOS low power dissipation
* High noise immunity
* Complies with JEDEC standards:
* JESD8-12 (0.8 V .
using IOFF. The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it .
The 74AUP1G00 is a single 2-input NAND gate. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V.
Image gallery
TAGS