Datasheet4U Logo Datasheet4U.com

74AHCV07A - Hex buffer

General Description

The 74AHCV07A is a hex buffer with open-drain outputs.

The outputs are open-drain and can be connected to other open-drain outputs to implement active-LOW wired-OR or active-HIGH wired-AND functions.

Inputs are overvoltage tolerant.

Key Features

  • Wide supply voltage range from 1.8 V to 5.5 V.
  • Typical tPZL of 3 ns at 5 V.
  • Typical VOL(p) < 0.8 V at VCC = 3.3 V, Tamb = 25 C.
  • Supports mixed-mode voltage operation on all ports.
  • IOFF circuitry provides partial Power-down mode operation.
  • Latch-up performance exceeds 250 mA per JESD 78 Class II.
  • ESD protection:.
  • HBM ANSI/ESDA/JEDEC JS-001 Class 2 exceeds 3 kV.
  • MM JESD22-A115-A exceeds 150 V.
  • CDM JESD22-C101E exceeds 2 kV.
  • Specified from 4.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74AHC00 Quad 2-input NAND gate NXP
74AHC00 QUADRUPLE 2-INPUT NAND GATES Diodes
74AHC00S14 QUADRUPLE 2-INPUT NAND GATES Diodes
74AHC00T14 QUADRUPLE 2-INPUT NAND GATES Diodes
74AHC02 Quad 2-input NOR gate NXP

Other Datasheets by Nexperia

Part Number Description
74AHCV05A Hex inverter Schmitt trigger
74AHCV14A Hex inverting Schmitt trigger
74AHCV17A Hex buffer Schmitt trigger
74AHCV244A Octal buffer/line driver
74AHCV245A Octal bus transceiver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74AHCV07A Hex buffer with open-drain outputs Rev. 1 — 19 December 2016 Product data sheet 1. General description The 74AHCV07A is a hex buffer with open-drain outputs. The outputs are open-drain and can be connected to other open-drain outputs to implement active-LOW wired-OR or active-HIGH wired-AND functions. Inputs are overvoltage tolerant. This feature allows the use of these devices as translators in mixed voltage environments. The data (nA) inputs include Schmitt trigger inputs capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. This device is fully specified for partial power down applications using IOFF.