Datasheet4U Logo Datasheet4U.com

SN74LVC125A - Quadruple Bus Buffer Gate

General Description

This quadruple bus buffer gate is designed for 1.65V to 3.6V VCC operation.

Key Features

  • 3-State outputs.
  • Separate OE for all 4 buffers.
  • Operates from 1.65V to 3.6V.
  • Specified from.
  • 40°C to 85°C and.
  • 40°C to 125°C.
  • Inputs accept voltages to 5.5V.
  • Max tpd of 4.8ns at 3.3V.
  • Typical VOLP (output ground bounce) < 0.8V at VCC = 3.3V, TA = 25°C.
  • Typical VOHV (output VOH undershoot) > 2V at VCC = 3.3V, TA = 25°C.
  • Latch-up performance exceeds 250mA per JESD 17 2.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN74LVC1G125 high performance non-inverting buffer UMW
SN74LVC1G34 Single buffer UMW
SN74L71 AND-Gate R-S Master-Slave F-F National Semiconductor
SN74L74N Dual D-Type Flip-Flop ETC
SN74LS00 QUAD 2-INPUT NAND GATE Motorola

Other Datasheets by Texas Instruments

Part Number Description
SN74LVC125A-EP Quadruple Bus Buffer Gate
SN74LVC125A-Q1 Automotive Quadruple Bus Buffer Gate
SN74LVC126A Quadruple Bus Buffer
SN74LVC126A-Q1 Automotive Quadruple Bus Buffer Gate
SN74LVC10A TRIPLE 3-INPUT POSITIVE-NAND GATE

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
SN74LVC125A SCAS290R – JANUARY 2015 – REVISED FEBRUARY 2024 SN74LVC125A Quadruple Bus Buffer Gate With 3-State Outputs 1 Features • 3-State outputs • Separate OE for all 4 buffers • Operates from 1.65V to 3.6V • Specified from –40°C to 85°C and –40°C to 125°C • Inputs accept voltages to 5.5V • Max tpd of 4.8ns at 3.3V • Typical VOLP (output ground bounce) < 0.8V at VCC = 3.3V, TA = 25°C • Typical VOHV (output VOH undershoot) > 2V at VCC = 3.