logo

SN74LVC112A Datasheet, Texas Instruments

SN74LVC112A flip-flop equivalent, dual negative-edge-triggered j-k flip-flop.

SN74LVC112A Avg. rating / M : 1.0 rating-12

datasheet Download (Size : 1.05MB)

SN74LVC112A Datasheet

Features and benefits


*1 Operates From 1.65 V to 3.6 V
* Inputs Accept Voltages to 5.5 V
* Max tpd of 4.8 ns at 3.3 V
* Typical VOLP (Output Ground Bounce) < 0.8 V at VCC = 3.3.

Application


* Servers
* PCs
* Notebooks
* Network switches
* Toys
* I/O Expanders
* Electronic Points of.

Description

This dual negative-edge-triggered J-K flip-flop is designed for 1.65-V to 3.6-V VCC operation. Device Information(1) PART NUMBER PACKAGE BODY SIZE (NOM) SSOP (16) 6.50 mm x 5.30 mm TSSOP (16) 5.00 mm x 4.40 mm SN74LVC112A TVSOP (16) SOP (16.

Image gallery

SN74LVC112A Page 1 SN74LVC112A Page 2 SN74LVC112A Page 3

TAGS

SN74LVC112A
Dual
Negative-Edge-Triggered
J-K
Flip-Flop
Texas Instruments

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts