SN74LV74A-EP flip-flop equivalent, dual positive-edge-triggered d-type flip-flop.
* Controlled Baseline
– One Assembly/Test Site, One Fabrication Site
* Extended Temperature Performance of
– 55°C to 125°C
* E.
using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they .
ORDERING INFORMATION
These dual positive-edge-triggered D-type flip-flops are designed for 2-V to 5.5-V VCC operation.
A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. Whe.
Image gallery
TAGS