Datasheet4U Logo Datasheet4U.com

ADC10DV200 - Dual 10-bit 200MSPS Low-Power A/D Converter

Description

The ADC10DV200 is a monolithic analog-to-digital converter capable of converting two analog input signals into 10-bit digital words at rates up to 200 Mega Samples Per Second (MSPS).

The digital output mode is selectable and can be either differential LVDS or CMOS signals.

Features

  • 1.
  • 2 Single 1.8V Power Supply Operation.
  • Power Scaling with Clock Frequency.
  • Internal Sample-and-Hold.
  • Internal or External Reference.
  • Power Down Mode.
  • Offset Binary or 2's Complement Output Data Format.
  • LVDS or CMOS Output Signals.
  • 60-pin WQFN Package, (9x9x0.8mm, 0.5mm Pin-Pitch).
  • Clock Duty Cycle Stabilizer.
  • IF Sampling Bandwidth > 900MHz. KEY.

📥 Download Datasheet

📁 Similar Datasheet

  • ADC10DV200 - 200 MSPS Low-Power A/D Converter (National Semiconductor Corporation)
  • ADC10D020 - Dual 10-Bit/ 20 MSPS/ 150 mW A/D Converter (National Semiconductor)
  • ADC10D040 - A/D Converter (National Semiconductor)
  • ADC10D1000 - Dual 1.0/1.5 GSPS Or Single 2.0/3.0 GSPS ADC (National Semiconductor Corporation)
  • ADC10D1500 - Dual 1.0/1.5 GSPS Or Single 2.0/3.0 GSPS ADC (National Semiconductor Corporation)
  • ADC10DL065 - A/D Converter (National Semiconductor)
  • ADC100 - Single & Dual Output DC/DC Converters (MPS Industries)
  • ADC1000 - (ADC1000 - ADC4050) Custom Multi Element Silicon Photodiodes (Advanced Detector)
  • ADC1001 - 10-Bit uP Compatible A/D Converter (National Semiconductor)
  • ADC1002S020 - Single 10 bits ADC (NXP Semiconductors)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
ADC10DV200 www.ti.com SNAS471A – FEBRUARY 2009 – REVISED APRIL 2013 ADC10DV200 Dual 10-bit, 200 MSPS Low-Power A/D Converter with Parallel LVDS/CMOS Outputs Check for Samples: ADC10DV200 FEATURES 1 •2 Single 1.8V Power Supply Operation. • Power Scaling with Clock Frequency. • Internal Sample-and-Hold. • Internal or External Reference. • Power Down Mode. • Offset Binary or 2's Complement Output Data Format. • LVDS or CMOS Output Signals. • 60-pin WQFN Package, (9x9x0.8mm, 0.5mm Pin-Pitch) • Clock Duty Cycle Stabilizer. • IF Sampling Bandwidth > 900MHz. KEY SPECIFICATIONS • Resolution 10 Bits • Conversion Rate 200 MSPS • ENOB 9.6 bits (typ) @Fin=70 MHz • SNR 59.9 dBFS (typ) @Fin=70 MHz • SINAD 59.
Published: |