Datasheet4U Logo Datasheet4U.com

54AC11112 - DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS

Product Overview

📥 Download Datasheet

Datasheet preview – 54AC11112

Datasheet Details

Part number 54AC11112
Manufacturer Texas Instruments
File Size 105.34 KB
Description DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
Datasheet download datasheet 54AC11112 Datasheet
Additional preview pages of the 54AC11112 datasheet.

Product details

Description

1CLK 1CLR NC V CC 2CLR These devices contain two independent J-K negative-edge-triggered flip-flops.A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of the other inputs.When preset and clear are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse.Clock triggering occurs at a voltage level and is not directly related to the fall tim

📁 Similar Datasheet

  • 54AC11 - Triple 3-Input AND Gate (National Semiconductor)
  • 54AC10 - Triple 3-Input NAND Gate (National Semiconductor)
  • 54AC109 - Dual JK Positive Edge-Triggered Flip-Flop (National Semiconductor)
  • 54AC125 - Quad Buffer (National Semiconductor)
  • 54AC138 - 1-of-8 Decoder/Demultiplexer (National Semiconductor)
  • 54AC139 - Dual 1-of-4 Decoder/Demultiplexer (National Semiconductor)
  • 54AC14 - Hex Inverter (National Semiconductor)
  • 54AC151 - 8-Input Multiplexer (National Semiconductor)
Other Datasheets by Texas Instruments
  • 54AC11109 - Dual J-K Positive-edge-Triggered Flip-Flops
  • 54AC11175 - QUADRUPLE D-TYPE FLIP-FLOPS
  • 54AC11002 - QUADRUPLE 2-INPUT POSITIVE-NOR GATES
  • 54AC11010 - TRIPLE 3-INPUT POSITIVE-NAND GATES
  • 54AC11011 - TRIPLE 3-INPUT POSITIVE-AND GATES
  • 54AC11021 - Dual 4-Input Positive-AND Gates
Published: |