Datasheet4U Logo Datasheet4U.com

TC74VCXH16374FT - Low-Voltage 16-Bit D-Type Flip-Flop

Features

  • Low-voltage operation: VCC = 1.8 to 3.6 V.
  • Bushold on data inputs eliminating the need for external pull-up/pull-down resistors.
  • High-speed operation: tpd = 3.0 ns (max) (VCC = 3.0 to 3.6 V) : tpd = 3.9 ns (max) (VCC = 2.3 to 2.7 V) : tpd = 6.0 ns (max) (VCC = 1.8 V).
  • Output current: IOH/IOL = ±24 mA (min) (VCC = 3.0 V) : IOH/IOL = ±18 mA (min) (VCC = 2.3 V) : IOH/IOL = ±6 mA (min) (VCC = 1.8 V).
  • Latch-up performance:.
  • 300 mA.
  • ESD pe.

📥 Download Datasheet

📁 Similar Datasheet

  • TC74VCX2125FK - Low-Voltage Quad Bus Buffer (Toshiba Semiconductor)
  • TC74VCX2573FK - Low-Voltage Octal D-Type Latch (Toshiba Semiconductor)
  • TC74VCX2573FT - Low-Voltage Octal D-Type Latch (Toshiba Semiconductor)
  • TC74VHC03F - Quad 2-Input NAND Gate (Toshiba Semiconductor)
  • TC74VHC03FK - Quad 2-Input NAND Gate (Toshiba Semiconductor)
  • TC74VHC03FN - Quad 2-Input NAND Gate (Toshiba Semiconductor)
  • TC74VHC03FT - Quad 2-Input NAND Gate (Toshiba Semiconductor)
  • TC74VHC9273FK - Octal D-Type Flip-Flop (Toshiba Semiconductor)
  • TC74VHC9273FT - CMOS Digital Integrated Circuit Silicon Monolithic (Toshiba Semiconductor)
  • TC74VHC9273P - Octal D-Type Flip-Flop (Toshiba Semiconductor)
Other Datasheets by Toshiba

Full PDF Text Transcription

Click to expand full text
TC74VCXH16374FT TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74VCXH16374FT Low-Voltage 16-Bit D-Type Flip-Flop with Bushold The TC74VCXH16374FT is a high-performance CMOS 16-bit D-type flip-flop. Designed for use in 1.8-V, 2.5-V or 3.3-V systems, it achieves high-speed operation while maintaining the CMOS low power dissipation. This 16-bit D-type flip-flop is controlled by a clock input (CK) and an output enable input ( OE ) which are common to each byte. It can be used as two 8-bit flip-flops or one 16-bit flip-flop. When the OE input is high, the outputs are in a high-impedance state. The D data inputs include active bushold circuitry, eliminating the need for external pull-up resistors to hold unused or floating data inputs at a valid logic level.
Published: |