Core
* Max fCPU: 24 MHz
* Advanced STM8A core with Harvard architecture and 3-stage pipeline
* Average 1.6 cycles/instruction resulting in 10 MIPS at 16 MHz .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Product line-up . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Block diagram . . . . . . . . . . . . . . ..

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts