Includes ST state-of-the-art patented technology Core
* 32-bit Arm® Cortex®-M7 CPU with MPU and DP-FPU, L1 cache: 32+32-Kbyte instruction and data cache allowing 0-w.

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts