Datasheet4U Logo Datasheet4U.com

STM32H7S7A8 - 32-bit 600MHz MCU

This page provides the datasheet information for the STM32H7S7A8, a member of the STM32H7S3A8 32-bit 600MHz MCU family.

Datasheet Summary

Features

  • Includes ST state-of-the-art patented technology Core.
  • 32-bit Arm® Cortex®-M7 CPU with MPU and DP-FPU, L1 cache: 32+32-Kbyte instruction and data cache allowing 0-wait state execution from embedded flash memory and external memories, frequency up to 600 MHz, 1284 DMIPS/2.14 DMIPS/MHz (Dhrystone 2.1), and DSP instructions Memories.
  • 64 Kbytes of user flash memory that can be used for user code and/or external memory configuration.
  • SRAM: total 620 Kbytes (548 Kbytes wit.

📥 Download Datasheet

Datasheet preview – STM32H7S7A8

Datasheet Details

Part number STM32H7S7A8
Manufacturer STMicroelectronics
File Size 4.33 MB
Description 32-bit 600MHz MCU
Datasheet download datasheet STM32H7S7A8 Datasheet
Additional preview pages of the STM32H7S7A8 datasheet.

📁 Similar Datasheet

  • STM32F103ZE - ARM-CM3 Board User Manual (EMBEST)
  • STM301N - N-Channel MOSFET (SamHop Microelectronics)
  • STM-1116 - 800 - 1000 MHz High Linearity Active Transmit Mixer (ETC)
  • STM-2016 - 1800 - 2200 MHz High Linearity Silicon Germanium Active Transmit Mixer (Stanford Microdevices)
  • STM-3116 - High Linearity Active Transmit Mixer (Sirenza Microdevices)
  • STM-S3 - STRATUM 3 SIMPLIFIED CONTROL TIMING MODULES (Connor-Winfield)
  • STM-S3E - Stratum 3E Timing Module (Connor-Winfield)
  • STM025QVT-001 - LCD Module (Space Display)
  • STM1001 - Reset Circuit (ST Microelectronics)
  • STM101N - N-Channel MOSFET (SamHop Microelectronics)
Other Datasheets by STMicroelectronics

Full PDF Text Transcription

Click to expand full text
STM32H7S3x8 STM32H7S7x8 Arm® Cortex®-M7 32-bit 600 MHz MCU, 64 KB flash, 620 KB RAM, Ethernet, 2x USB, 2x FD-CAN, advanced graphics and security, 2x12-bit ADCs Datasheet - production data Features Includes ST state-of-the-art patented technology Core • 32-bit Arm® Cortex®-M7 CPU with MPU and DP-FPU, L1 cache: 32+32-Kbyte instruction and data cache allowing 0-wait state execution from embedded flash memory and external memories, frequency up to 600 MHz, 1284 DMIPS/2.14 DMIPS/MHz (Dhrystone 2.1), and DSP instructions Memories • 64 Kbytes of user flash memory that can be used for user code and/or external memory configuration.
Published: |