Datasheet4U Logo Datasheet4U.com

RT9199 - 2A Peak Sink/Source Bus Termination Regulator

General Description

The RT9199 is a simple, cost-effective and high-speed linear regulator designed to generate termination voltage in Double Data Rate (DDR) memory system to comply with the devices requirements.

Key Features

  • include extremely low initial offset voltage, excellent load regulation, current limiting in bi-directions and on-chip thermal shut-down protection. The RT9199 are available in both SOP-8 and SOP-8 (Exposed Pad) surface mount packages. Ordering Information RT9199 Package Type S : SOP-8 SP : SOP-8 (Exposed Pad-Option 2) Lead Plating System P : Pb Free G : Green (Halogen Free and Pb Free) Z : ECO (Ecological Element with Halogen Free and Pb free) Note : Richtek products are :  RoHS compliant and.

📥 Download Datasheet

Datasheet Details

Part number RT9199
Manufacturer Richtek Technology
File Size 220.92 KB
Description 2A Peak Sink/Source Bus Termination Regulator
Datasheet download datasheet RT9199 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
RT9101 Multi-Purpose Clip Dallas Semiconductor
RT9101 Rotational Transducer / Voltage Divider celesco
RT9101 2.65W PWM Class-D Power Amplifier Richiek
RT9101CWSC 2.65W PWM Class-D Power Amplifier Richiek
RT9101GQW 2.65W PWM Class-D Power Amplifier Richiek

Other Datasheets by Richtek Technology

Part Number Description
RT9193 Ultra-Fast CMOS LDO Regulator
RT9194 Low-Dropout Linear Regulator Controller
RT9198 Ultra-Fast CMOS LDO Regulator
RT9198A Ultra-Fast CMOS LDO Regulator
RT9198T Thermal Folded Back CMOS LDO Regulator

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
® RT9199 Cost-Effective, 2A Peak Sink/Source Bus Termination Regulator General Description The RT9199 is a simple, cost-effective and high-speed linear regulator designed to generate termination voltage in Double Data Rate (DDR) memory system to comply with the devices requirements. The regulator is capable of actively sinking or sourcing up to peak 2A for DDRII or 1.5A for DDRIII while regulating an output voltage to within 20mV. The output termination voltage can be tightly regulated to track 1/2VDDQ by two external voltage divider resistors or the desired output voltage can be pro-grammed by externally forcing the REFEN pin voltage. The RT9199 also incorporates a high-speed differential amplifier to provide ultra-fast response in line/load transient.