SSTE32882HLB driver equivalent, 1.35v/1.5v registering clock driver.
* Pinout optimizes DDR3 RDIMM PCB layout
* 1-to-2 Register Outputs and 1-to-4 Clock Pair Outputs support stacked DDR3 RDIMMs
* Phase Lock Loop clock driver fo.
except the open-drain error (ERROUT) output. The clock outputs (Yn and Yn) and control net outputs QnCKEn, QnCSn and Qn.
This 28-bit 1:2, or 26-bit 1:2 and 4-bit 1:1, registering clock driver with parity is designed for 1.35V and 1.5V VDD operation.
All inputs are 1.35V and 1.5V CMOS compatible, except the reset (RESET) and MIRROR inputs which are LVCMOS. All outputs a.
Image gallery
TAGS
Manufacturer
Related datasheet
Download (Size : 1.49MB)