RX110 Datasheet PDF (32 MHz 32-bit RX MCUs)

RX110 - 32 MHz 32-bit RX MCUs

Description

CPU CPU Maximum operating frequency: 32 MHz 32-bit RX CPU Minimum instruction execution time: One instruction per one clock cycle Address space: 4-Gbyte linear Register set General purpose: Sixteen 32-bit registers Control: Eight 32-bit registers Accumulator: One 64-

Features

32-bit RX CPU core.
32 MHz maximum operating frequency Capable of 50 DMIPS when operating at 32 MHz.
Accumulator handles 64-bit results (for a single instruction) from 32-bit × 32-bit operations.
Multiplication and division unit handles 32-bit × 32-bit operations (multiplication instructions take one CPU clock cycle).
Fast interrupt.
CISC Harvard architecture with five-stage pipeline.
Variable-length instruction format, ultra-compact code.
On-chip debuggi.

Datasheet Details

Part number	RX110
Manufacturer	Renesas Electronics
File Size	0.96 MB
Description	32 MHz 32-bit RX MCUs
Datasheet	RX110 Datasheet
Additional preview pages of the RX110 datasheet.

📁 Similar Datasheet

RX1020 - ASH Receiver (RFM)

RX1200 - User Manual (Leica)

RX1205S - ECONOLINE - DC/DC - CONVERTER (Recom International Power)

RX1209S - ECONOLINE - DC/DC - CONVERTER (Recom International Power)

RX1212S - ECONOLINE - DC/DC - CONVERTER (Recom International Power)

RX1214B130Y - NPN microwave power transistors (NXP)

RX1214B170W - Microwave power transistor (NXP)

RX1214B300Y - NPN microwave power transistor (NXP)

RX1214B350Y - NPN microwave power transistor (NXP)

RX1214B80W - NPN microwave power transistors (NXP)

Full PDF Text Transcription

Click to expand full text

Datasheet RX110 Group Renesas MCUs R01DS0202EJ0110 Rev.1.10 Dec 10, 2014 32 MHz 32-bit RX MCUs, 50 DMIPS, up to 128 Kbytes of flash memory, up to 5 comms channels, 12-bit A/D, RTC Features ■ 32-bit RX CPU core  32 MHz maximum operating frequency Capable of 50 DMIPS when operating at 32 MHz  Accumulator handles 64-bit results (for a single instruction) from 32-bit × 32-bit operations  Multiplication and division unit handles 32-bit × 32-bit operations (multiplication instructions take one CPU clock cycle)  Fast interrupt  CISC Harvard architecture with five-stage pipeline  Variable-length instruction format, ultra-compact code  On-chip debugging circuit ■ Low power consumption functions  Operation from a single 1.8 to 3.

Published: Jan 1, 2016 |