Datasheet4U Logo Datasheet4U.com

MPC9893 - 3.3V 1:12 LVCMOS PLL Clock Generator

Description

The MPC9893 is a 3.3 V or 2.5 V compatible PLL clock driver and clock generator.

The clock generator uses a fully integrated PLL to generate clock signals from redundant clock sources.

The PLL multiplies the input reference clock signal by one, two, three, four or eight.

Features

  • 12-output LVCMOS PLL clock generator.
  • 2.5 V and 3.3 V compatible.
  • IDCS - on-chip intelligent dynamic clock switch.
  • Automatically detects clock failure.
  • Smooth output phase transition during clock failover switch.
  • 7.5.
  • 200 MHz output frequency range.
  • LVCMOS compatible inputs and outputs.
  • External feedback enables zero-delay configurations.
  • Supports networking, telecommunications and computer.

📥 Download Datasheet

Datasheet Details

Part number MPC9893
Manufacturer Renesas
File Size 446.50 KB
Description 3.3V 1:12 LVCMOS PLL Clock Generator
Datasheet download datasheet MPC9893 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MPC9100 DUAL PLL CLOCK GENERATOR Motorola
MPC9108 MULTIPLE OUTPUT CLOCK SYNTHESIZER Motorola
MPC9109 LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP Motorola
MPC9109 Low Voltage 1:18 Clock Distribution Chip Integrated Device Technology
MPC911 LOW-VOLTAGE 1:9 DIFFERENTIAL ECL/HSTL TO HSTL CLOCK DRIVER Motorola

Other Datasheets by Renesas

Part Number Description
MPC9824 Clock Generator
MPC940L LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP
MPC9446 LVCMOS Clock Fanout Buffer
MPC9447 LVCMOS Clock Fanout Buffer
MPC94551 Low Voltage 1:4 CMOS Clock Buffer

Full PDF Text Transcription

Click to expand full text
3.3V 1:12 LVCMOS PLL Clock Generator MPC9893 PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES SEPTEMBER 7, 2016 DATASHEET The MPC9893 is a 2.5 V and 3.3 V compatible, PLL based intelligent dynamic clock switch and generator specifically designed for redundant clock distribution systems. The device receives two LVCMOS clock signals and generates 12 phase aligned output clocks. The MPC9893 is able to detect a failing reference clock signal and to dynamically switch to a redundant clock signal. The switch from the failing clock to the redundant clock occurs without interruption of the output clock signal (output clock slews to alignment). The phase bump typically caused by a clock failure is eliminated.
Published: |