* Phase-Lock Loop Clock Distribution for Applications ranging from 10MHz to 133MHz operating frequency
* Distributes one clock input to two banks of four outputs .

The zero delay is achieved by aligning the phase between the incoming clock and the output clock, operable within the r.

The 2308B is a high-speed phase-lock loop (PLL) clock multiplier. It is designed to address high-speed clock distribution and multiplication applications. The zero delay is achieved by aligning the phase between the incoming clock and the output cloc.

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts