logo

IDT2308A Datasheet, Renesas

IDT2308A buffer equivalent, 3.3v zero delay clock buffer.

IDT2308A Avg. rating / M : 1.0 rating-12

datasheet Download (Size : 202.17KB)

IDT2308A Datasheet

Features and benefits


* Phase-Lock Loop Clock Distribution for Applications ranging from 10MHz to 133MHz operating frequency
* Distributes one clock input to two banks of four outputs.

Application

ranging from 10MHz to 133MHz operating frequency
* Distributes one clock input to two banks of four outputs
* Se.

Description

The IDT2308A is a high-speed phase-lock loop (PLL) clock multiplier. It is designed to address high-speed clock distribution and multiplication applications. The zero delay is achieved by aligning the phase between the incoming clock and the output .

Image gallery

IDT2308A Page 1 IDT2308A Page 2 IDT2308A Page 3

TAGS

IDT2308A
3.3V
ZERO
DELAY
CLOCK
BUFFER
Renesas

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts