logo

ICS93732 Datasheet, Renesas

ICS93732 buffer equivalent, low cost ddr phase lock loop zero delay buffer.

ICS93732 Avg. rating / M : 1.0 rating-11

datasheet Download

ICS93732 Datasheet

Features and benefits


* Low skew, low jitter PLL clock driver
* Max frequency supported = 266MHz (DDR 533)
* I2C for functional and output control
* Feedback pins for input to.

Description

Features:
* Low skew, low jitter PLL clock driver
* Max frequency supported = 266MHz (DDR 533)
* I2C for functional and output control
* Feedback pins for input to output synchronization
* Spread Spectrum tolerant inputs
* 3.3.

Image gallery

ICS93732 Page 1 ICS93732 Page 2 ICS93732 Page 3

TAGS

ICS93732
Low
Cost
DDR
Phase
Lock
Loop
Zero
Delay
Buffer
ICS93701
ICS93705
ICS93716YF-T
Renesas

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts