ICS854S296I-33 delay-line equivalent, lvds programmable delay-line.
* One LVDS level output
* One differential clock input pair
* Differential input clock (IN, nIN) can accept the following signaling
levels: LVPECL, LVDS, CML
.
The ICS854S296I-33 is a high performance LVDS Programmable Delay Line. The delay can vary from 2.2ns to 12.5ns in 10ps steps. The ICS854S296I-33 is characterized to operate from a 3.3V power supply and is guaranteed over industrial temperature range..
Image gallery
TAGS