Datasheet4U Logo Datasheet4U.com

ICS8305 - LVCMOS-to-LVCMOS/LVTTL Fanout Buffer

Description

The ICS8305 is a low skew, 1-to-4, Differential/ LVCMOS-toLVCMOS/LVTTL Fanout Buffer.

The ICS8305 has selectable clock inputs that accept either differential or single ended input levels.

Features

  • Four LVCMOS / LVTTL outputs, 7 output impedance.
  • Selectable differential or LVCMOS / LVTTL clock inputs.
  • CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL.
  • LVCMOS_CLK supports the following input types: LVCMOS, LVTTL.
  • Maximum output frequency: 350MHz.
  • Output skew: 35ps (maximum).
  • Part-to-part skew: 700ps (maximum).
  • Additive phase jitter, RMS: 0.04ps (typical).
  • Powe.

📥 Download Datasheet

Datasheet Details

Part number ICS8305
Manufacturer Renesas
File Size 832.09 KB
Description LVCMOS-to-LVCMOS/LVTTL Fanout Buffer
Datasheet download datasheet ICS8305 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ICS8305 LOW SKEW / 1-TO-4 / MULTIPLEXED DIFFERENTIAL/ LVCMOS-TO-LVCMOS/LVTTL FANOUT BUFFER Integrated Circuit Systems
ICS83052I SINGLE-ENDED MULTIPLEXER Integrated Circuit Systems
ICS83052I-01 SINGLE-ENDED MULTIPLEXER Integrated Circuit Systems
ICS83054I SINGLE-ENDED MULTIPLEXER Integrated Circuit Systems
ICS83054I-01 SINGLE-ENDED MULTIPLEXER Integrated Circuit Systems

Other Datasheets by Renesas

Part Number Description
ICS83056I-01 SINGLE-ENDED LVCMOS MULTIPLEXER
ICS8305I LVCMOS-TO-LVCMOS/LVTTL FANOUT BUFFER
ICS8305I-02 LVCMOS-to-LVCMOS Fanout Buffer
ICS831721I Differential Clock/Data Multiplexer
ICS83210 HSTL Fanout Buffer

Full PDF Text Transcription

Click to expand full text
Low Skew, 1-to-4 Multiplexed Differential/ ICS8305 LVCMOS-to-LVCMOS/LVTTL Fanout Buffer DATA SHEET General Description The ICS8305 is a low skew, 1-to-4, Differential/ LVCMOS-toLVCMOS/LVTTL Fanout Buffer. The ICS8305 has selectable clock inputs that accept either differential or single ended input levels. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin. Outputs are forced LOW when the clock is disabled. A separate output enable pin controls whether the outputs are in the active or high impedance state. Guaranteed output and part-to-part skew characteristics make the ICS8305 ideal for those applications demanding well defined performance and repeatability.
Published: |