Datasheet4U Logo Datasheet4U.com

HD74HC166 - Parallel-load 8-bit Shift Register

Description

This device is an 8-bit shift register with an output from the last stage.

Data may be loaded into the register either in parallel or in serial form.

When the Shift/Load input is low, the data is loaded asynchronously in parallel.

Features

  • High Speed Operation: tpd (Clock to QH) = 14 ns typ (CL = 50 pF).
  • High Output Current: Fanout of 10 LSTTL Loads.
  • Wide Operating Voltage: VCC = 2 to 6 V.
  • Low Input Current: 1 µA max.
  • Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C).
  • Ordering Information Part Name Package Type Package Code (Previous Code) Package.

📥 Download Datasheet

Datasheet Details

Part number HD74HC166
Manufacturer Renesas
File Size 189.38 KB
Description Parallel-load 8-bit Shift Register
Datasheet download datasheet HD74HC166 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74HC166 Parallel-load 8-bit Shift Register Hitachi Semiconductor
HD74HC160 Synchronous Decade/4-bit Binary/Counter(Direct Clear/Synchronous Clear) Hitachi Semiconductor
HD74HC161 Synchronous Decade/4-bit Binary/Counter(Direct Clear/Synchronous Clear) Hitachi Semiconductor
HD74HC162 Synchronous Decade/4-bit Binary/Counter(Direct Clear/Synchronous Clear) Hitachi Semiconductor
HD74HC163 Synchronous Decade/4-bit Binary/Counter(Direct Clear/Synchronous Clear) Hitachi Semiconductor

Other Datasheets by Renesas

Part Number Description
HD74HC160 Synchronous Decade Counter
HD74HC161 Synchronous 4-bit Binary Counter
HD74HC162 Synchronous Decade Counter
HD74HC163 Synchronous 4-bit Binary Counter
HD74HC164 8-bit Parallel-out Shift Register

Full PDF Text Transcription

Click to expand full text
HD74HC166 Parallel-load 8-bit Shift Register REJ03D0582-0300 Rev.3.00 Jan 31, 2006 Description This device is an 8-bit shift register with an output from the last stage. Data may be loaded into the register either in parallel or in serial form. When the Shift/Load input is low, the data is loaded asynchronously in parallel. When the Shift/Load input is high, the data is loaded serially on the rising edge of either clock inhibit or Clock. Clear is asynchronous and active-low. The 2-input NOR clock may be used either by combining two independent clock sources or by designating one of the clock inputs to act as a clock inhibit.
Published: |