HD74HC165 register equivalent, parallel-load 8-bit shift register.
* High Speed Operation: tpd (Clock to QH) = 21 ns typ (CL = 50 pF)
* High Output Current: Fanout of 10 LSTTL Loads
* Wide Operating Voltage: VCC = 2 to 6 V <.
This 8-bit serial shift register shifts data from QA to QH when clocked. Parallel inputs to each stage are enabled by a low level at the Shift/Load input. Also included is a gated clock input and a complementary output from the eighth bit.
Clocking i.
Image gallery
TAGS