Datasheet4U Logo Datasheet4U.com

9DML4493A - 4:4 Clock MUX

Datasheet Summary

Description

The 9DML4493A is a 4-input, 4-output clock multiplexer.

It can also operate as a dual 2-input, 2-output clock multiplexer.

It has very low additive phase jitter and is suitable for all PCIe data rates.

Features

  • Typical.

📥 Download Datasheet

Datasheet preview – 9DML4493A

Datasheet Details

Part number 9DML4493A
Manufacturer Renesas
File Size 740.45 KB
Description 4:4 Clock MUX
Datasheet download datasheet 9DML4493A Datasheet
Additional preview pages of the 9DML4493A datasheet.

📁 Similar Datasheet

  • 9DML04 - 2:4 3.3V PCIe Clock Mux (IDT)
  • 9DML0441 - 2:4 3.3V PCIe Clock Mux (IDT)
  • 9DML0451 - 2:4 3.3V PCIe Clock Mux (IDT)
  • 9DMU0131 - 2:1 1.5V PCIe Gen1-2-3 Clock Mux (IDT)
  • 9DMU0141 - 2:1 1.5V PCIe Gen1-2-3 Clock Mux (IDT)
  • 9DMU0431 - 2:4 1.5V PCIe Gen1-2-3 Clock Mux (IDT)
  • 9DMU0441 - 2:4 1.5V PCIe Gen1-2-3 Clock Mux (IDT)
  • 9DMV0141 - 2:1 1.8V PCIe Gen1-2-3 Clock Mux (IDT)
  • 9DMV0141B - 2:1 1.8V PCIe Gen1-4 Clock Mux (IDT)
  • 9DMV0431 - 2:4 1.8V PCIe Gen1-2-3 Clock Mux (IDT)
Other Datasheets by Renesas
  • 9DML0441 - 2:4 3.3V PCIe Gen1-5 Clock Mux
  • 9DML0451 - 2:4 3.3V PCIe Gen1-5 Clock Mux
  • 9DML2855 - 2:8 PCIe Gen1-5 Clock Multiplexer
  • 9DMU0131 - 2:1 1.5V PCIe Gen1-2-3 Clock Mux
  • 9DMU0141 - 2:1 1.5V PCIe Gen1-2-3 Clock Mux
  • 9DMV0131B - 2:1 1.8V PCIe Gen1-5 Clock Mux
  • 9DMV0141 - 2:1 1.8V PCIe Gen1-2-3 Clock Mux
  • 9DMV0141B - 2:1 1.8V PCIe Gen1-5 Clock Mux

Full PDF Text Transcription

Click to expand full text
4:4 Clock MUX for PCI Express Gen1–6 9DML4493A Datasheet Description The 9DML4493A is a 4-input, 4-output clock multiplexer. It can also operate as a dual 2-input, 2-output clock multiplexer. It has very low additive phase jitter and is suitable for all PCIe data rates. The device supports today's complex system power sequencing requirements with Power Down Tolerant and Flexible Power Sequencing features. Typical Applications ▪ Servers ▪ Storage ▪ Networking ▪ High-Performance computing ▪ Accelerators Key Specifications ▪ Additive phase jitter: • 8fs RMS typical (PCIe Gen6 CC at 100MHz) • 66fs RMS typical (12kHz–20MHz at 156.25M) ▪ Supports common Clocked (CC) and IR (SRIS, SRNS) timing architectures. ▪ Propagation delay < 1.
Published: |