logo

71V2556S Datasheet, Renesas

71V2556S srams equivalent, 3.3v synchronous srams.

71V2556S Avg. rating / M : 1.0 rating-11

datasheet Download (Size : 300.74KB)

71V2556S Datasheet

Features and benefits


* 128K x 36 memory configurations
* Supports high performance system speed - 166 MHz (3.5 ns Clock-to-Data Access)
* ZBTTM Feature - No dead cycles between wr.

Application


* 4-word burst capability (interleaved or linear)
* Individual byte write (BW1 - BW4) control (May tie active) .

Description

The IDT71V2556 is a 3.3V high-speed 4,718,592-bit (4.5 Megabit) synchronous SRAM. It is designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus, they have been given the name ZBTTM, or Zer.

Image gallery

71V2556S Page 1 71V2556S Page 2 71V2556S Page 3

TAGS

71V2556S
3.3V
Synchronous
SRAMs
Renesas

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts