QL3004E Overview
Key Features
- each driven by an input-only pin Two global clock/control networks available to the logic cell; F1, clock, set and reset inputs and the data input, I/O register clock, reset and enable inputs as well as the output enable control
- each driven by an inputonly or I/O pin, or any logic cell output or I/O cell feedback
