74LVC2G240 driver equivalent, dual inverting buffer/line driver.
I I I I Wide supply voltage range from 1.65 V to 5.5 V 5 V tolerant input/output for interfacing with 5 V logic High noise immunity Complies with JEDEC standard: N JESD8-.
using IOFF. The IOFF circuitry disables the output, preventing a damaging backflow current through the device when it is .
The 74LVC2G240 is a dual inverting buffer/line driver with 3-state outputs. The 3-state outputs are controlled by the output enable inputs 1OE and 2OE. A HIGH level at pins nOE causes the outputs to assume a high-impedance OFF-state. Schmitt trigger .
Image gallery
TAGS