differential ECL inputs for both data and clock. The TTL outputs feature balanced 24mA sink/source capabilities for driving transmission lines. With its differential ECL .

the VBB output should be connected to the “bar” inputs (Dn or CLK) and bypassed to ground via a 0.01µF capacitor. To min.

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts