Datasheet4U Logo Datasheet4U.com

MT48LC16M16LFBG - 256M x 16 Mobile SDRAM

Download the MT48LC16M16LFBG datasheet PDF. This datasheet also covers the MT48LC16M16LFFG variant, as both devices belong to the same 256m x 16 mobile sdram family and are provided as variant models within a single manufacturer datasheet.

Description

The 256Mb SDRAM is a high-speed CMOS, dynamic random-access memory containing 268,435,456 bits.

It is internally configured as a quadbank DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK).

Features

  • Temperature Compensated Self Refresh (TCSR).
  • Fully synchronous; all signals registered on positive edge of system clock.
  • Internal pipelined operation; column address can be changed every clock cycle.
  • Internal banks for hiding row access/precharge.
  • Programmable burst lengths: 1, 2, 4, 8, or full page.
  • Auto Precharge, includes.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (MT48LC16M16LFFG_MicronTechnology.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
MT48LC1M16A1 SYNCHRONOUS DRAM Micron
MT48LC2M32B2 SDR SDRAM MICRON
MT48LC2M8A SYNCHRONOUS DRAM MICRON
MT4832 30V 10A Dual N-Channel MOSFET MT Semiconductor
MT4067-P 256K x 1 DRAM Micron

Other Datasheets by Micron Technology

Part Number Description
MT48LC16M16LF 4M x 16 x 4 Banks MOBILE SDRAM
MT48LC16M16LFFG 256M x 16 Mobile SDRAM
MT48LC16M16A2 Automotive SDR SDRAM
MT48LC16M4A2 SDR SDRAM
MT48LC16M8A1 Synchronous DRAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
PRELIMINARY‡ 256Mb: x16 MOBILE SDRAM MOBILE SDRAM FEATURES • Temperature Compensated Self Refresh (TCSR) • Fully synchronous; all signals registered on positive edge of system clock • Internal pipelined operation; column address can be changed every clock cycle • Internal banks for hiding row access/precharge • Programmable burst lengths: 1, 2, 4, 8, or full page • Auto Precharge, includes CONCURRENT AUTO PRECHARGE and Auto Refresh Modes • Self Refresh Mode • 64ms, 8,192-cycle refresh • LVTTL-compatible inputs and outputs • Low voltage power supply • Deep Power Down • Partial Array Self Refresh power-saving mode MT48LC16LFFG, MT48LC16M16LFBG, MT48V16MLFFG, MT48V16M16LFBG, MT48H16M16LFFG, MT48H16M16LFBG 4 Meg x 16 x 4 banks For the latest data sheet revisions, please refer to the Micron
Published: |